




### SDRAM




### SDRAM




### PC/104 Connector




IR06 and IR07 have Resistor pull downs




Data Bus Pull-Down Resistors






|   |                           |
|---|---------------------------|
| Technologic Systems                     | Date Feb. 18, 2006        |
| Title: TS-7260 Ethernet, COM ports, USB |                           |
| Rev:                                    | Designer RLM Sheet 3 of 6 |


### SD Card Socket




### NAND Flash




### Real Time Clock




### Boot EEPROM




### 3.3V Powered



### 5V Powered



|  |                           |
|--|---------------------------|
| Technologic Systems                    | Date Feb. 18, 2006        |
| Title: TS-7260 NAND Flash, EEPROM, RTC |                           |
| Rev: 1.0                               | Designer RLM Sheet 4 of 6 |



|                                      |                           |
|--------------------------------------|---------------------------|
| Technologic Systems                  | Date Feb. 18, 2006        |
| Title: TS-7260 Power, DIO, LCD ports |                           |
| Rev:                                 | Designer RLM Sheet 5 of 6 |

**Jumpers:**

- JP1 = Boot Serial
- JP2 = Console Enable
- JP3 = Write Enable Flash
- JP4 = COM2 is Console
- JP5 = TS\_Test
- JP6 = Reserved

**MAX2 current drain**

Icore during power up = 40 mA typical  
 Icore idle = 2 mA (no clocks)  
 Icore with 14.7 MHz clocking is 4-6 mA

Current for 3.3V is dynamic only  
 (probably 2-5 mA only)

MAX2\_570 requires 300 uS to copy  
 Flash into RAM after Vcore > 1.5V

The XDIO pins can optionally support these signals


- Pin 1 = COM3 TXD
- Pin 3 = COM3 RXD
- Pin 5 = Aux1 TXD
- Pin 7 = Aux1 RXD
- Pin 9 = Aux2 TXD
- Pin 11 = Aux2 RXD
- Pin 13 = Aux1 TX shifting
- Pin 15 = Aux2 TX shifting

The XDIO pins can optionally support an SD card socket


- Pin 1 = XDIO\_0 SD Data\_1
- Pin 3 = XDIO\_1 SD Data\_0
- Pin 5 = XDIO\_2 SD Command
- Pin 7 = XDIO\_3 SD Hard Power#
- Pin 9 = XDIO\_4 SD Data\_2
- Pin 11 = XDIO\_5 SD Data\_3
- Pin 13 = XDIO\_6 SD Clock
- Pin 15 = XDIO\_7 SD Present#
- Pin 14 = XDIO\_8 SD Write Prot.

All of these pins need the FPGA pull-up resistor turned on except the SD Clock signal and SD Hard Power# signal

**JTAG**



**DIO2 Port**



XDIO\_DIO9 also drives COM3\_RTS  
 XDIO\_DIO9 is also an output

